


COMPACT STORAGE LAYOUT BASED ON CUSTOM HARDWARE TO ACCELERATE QUERY

NUSRAT JAHAN LISA

PHD STUDENT (TUD, AAU)

SUPERVISOR: PROF. WOLFGANG LEHNER

CO-SUPERVISORS: PROF. TORBEN BACH PEDERSEN, PROF. AKASH KUMAR



Appears in the Proceedings of the 38th International Symposium on Computer Architecture (ISCA '11)

Dark Silicon and the End of Multicore Scaling

Hadi Esmaeilzadeh¹ Emily Blem² Renée St. Amant³ Karthikeyan Sankaralingam⁴ Doug Burger⁵

¹University of Washington ²University of Wisconsin-Madison


³The University of Texas at Austin ⁴Microsoft Research

hadiaeh@cs.washington.edu blem@cs.wisc.edu staman@cs.utexas.edu karu@cs.wisc.edu dburger@microsoft.com


ABSTRACT

Since 2005, processor designers have increased core counts to exploit Moore's Law scaling, rather than focusing on single-core performance. The failure of Dennard scaling, to which the shift to multicore parts is partially a response, may soon limit multicore scaling just as single-core scaling has been curtailed. This paper models

future, and compiler advances, Moore's Law, coupled with Dennard scaling [1], has resulted in commensurate exponential performance increases. The recent shift to multicore designs has aimed to increase the number of cores along with transistor count increases, and continue the proportional scaling of performance. As a result, architecture researchers have started focusing on 100-core and 1000-core chips and related research topics and called for changes



MOTIVATION



HARDWARE TRENDS

CPUs

- Sequential Processing
- Implementation on Software
- Execution non deterministic



CPU

GPUs

- Limited Parallel Processing
- Implementation on Software
- Execution fast



GPU


FPGAs

- Massive Parallel Processing
- Implementation on Hardware
- Extremely fast execution

FPGA




STORAGE LAYOUTS




STORAGE LAYOUTS- BITWEAVING

Horizontal



Vertical



HORIZONTAL BITWEAVING (INSTRUCTION EVALUATION)

COLUMN CODES

C_1	0	0	1
C_2	0	1	1
C_3	1	1	0
C_4	1	0	0
C_5	0	0	1
C_6	1	0	0
C_7	1	1	0
C_8	1	1	0

$3 < C_i?$

H_1	0	0	0	1	0	0	1	1
H_2	0	1	1	0	0	1	0	0
H_3	0	0	0	1	0	1	0	0
H_4	0	1	1	0	0	1	1	0

Horizontal BitWeaving Layouts of the given column codes

Q_1	0	0	1	1	0	0	1	1
-------	---	---	---	---	---	---	---	---

Horizontal BitWeaving Layout of 3

Horizontal BitWeaving layout of Inverse 3

Q'_1	0	1	0	0	0	1	0	0
--------	---	---	---	---	---	---	---	---

HORIZONTAL BITWEAVING (INSTRUCTION EVALUATION)

+ H_1

Q'_1	0	0	0	1	0	0	1	1
S_1	0	1	0	1	0	1	1	1

+ H_2

Q'_1	0	1	1	0	0	1	0	0
S_2	1	0	1	0	1	0	0	0


+ H_3

Q'_1	0	0	0	1	0	1	0	0
S_3	0	1	0	1	1	0	0	0

+ H_4

Q'_1	0	1	1	0	0	1	1	0
S_4	1	0	1	0	1	0	1	0

PIPELINE CUSTOM HARDWARE (HORIZONTAL BITWEAVING)



VERTICAL BITWEAVING (INSTRUCTION EVALUATION)

COLUMN CODES

3 = C_i ?

1
3
6
4
1
4
6
6

0	0	1	1	0	1	1	1
0	1	1	0	0	0	1	1
1	1	0	0	1	0	0	0

V_1

V_2

V_3

Vertical BitWeaving Layouts of the given column codes

0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1


Q_1

Q_2

Q_3

Vertical BitWeaving Layout of 3

VERTICAL BITWEAVING (INSTRUCTION EVALUATION)




VERTICAL BITWEAVING (INSTRUCTION EVALUATION)

3 = C_i?


1
3
6
4
1
4
6
6

x_1	0	0	1	1	0	1	1	1
x_2	1	0	0	1	1	1	0	0
x_3	0	0	1	1	0	1	1	1
	1	0	1	1	1	1	1	1





Found


PIPELINE CUSTOM HARDWARE (VERTICAL BITWEAVING)




Zynq ZedBoard




Zynq ZedBoard: Hardware Design





Multiple Custom IPs Performance (Linear Layout) on Zynq ZedBoard





Speedup




Multiple Custom IPs Performance (Horizontal Layout) on Zynq ZedBoard




Multiple Custom IPs Performance (Vertical Layout) on Zynq ZedBoard





Zynq Ultrascale+




Zynq Ultrascale+: Hardware Design



Zynq Zedboard vs. Zynq Ultrascale+



Zynq Zedboard vs. Zynq Ultrascale+ (Power)



Submitted Paper and Future Works

■ “Demystifying FPGAs”

- Venue : ADMS 2017.
- Demystifying FPGAs parallelism characteristics using custom hardware for query acceleration.
- This paper gives an overview of FPGAs parallelism behavior to accelerate query by running replicate custom hardware in parallel and investigate the reason of get saturate at a certain level.

Taking break from
It4bi-DC for Cfaed
Orchestration Path
at TUD for one year.

- Working on scalability of compact storage layouts based hardware designs on Zynq Ultrascale+ Board.
- Thinking about new compact storage layout.
- Thinking about high level query operations.

THANK YOU

Activity	Place/Organised by	ECTS	General/Project course	Status
Foreign Language (German)	TUD	2.5	General	Completed, Winter 2016/2017
Transactional Information System	TUD	6	General	Completed, Winter 2016/2017
Big Data Management on Modern Hardware	AAU	2	General	Completed, Winter 2016/2017
Writing and Reviewing of Scientific Papers	TUD/AAU	1	General	Planned, Summer 2017
Foreign Language (Danish)	AAU	2.5	General	Planned, Winter 2018/2019
Introduction to the Phd Study	AAU	1	General	Planned, Winter 2018/2019
Aspects of Advanced Analytics	AAU	2	General	Planned, Summer 2018
EBISS Summer School	IT4BI	2	Project	Planned
IT4BI-DC Doctoral Colloquium	IT4BI	3	Project	Planned
Conference Attendance	TBD	4	Project	Planned
Offered Seminar	TUD/AAU	4	Project	Planned
Total ECTS for General Courses = 17				
Total ECTS for Project Courses = 13				
Grand Total = 30				

Tentative Publications

➤ DEMYSTIFYING FPGAs.

AIMED CONFERENCE: INTERNATIONAL WORKSHOP ON ACCELERATING ANALYTICS AND DATA MANAGEMENT SYSTEMS USING MODERN PROCESSOR AND STORAGE ARCHITECTURES (ADMS).

SUBMITTED MONTH: JUNE, 2017.

➤ IMPLEMENTATION AND ANALYSIS OF QUERY PROCESSING CUSTOM HARDWARE ON DIFFERENT TYPES OF FPGAs.

AUTHORS: NUSRAT JAHAN LISA, AKASH KUMAR, TORBEN BACH PEDERSEN, WOLFGANG LEHNER.

AIMED CONFERENCE: INTERNATIONAL WORKSHOP ON BIG DATA MANAGEMENT ON EMERGING HARDWARE (HARDBD).

EXPECTED SUBMISSION MONTH: FEBRUARY, 2018.

➤ DESIGN AN EFFICIENT QUERY ACCELERATING BIT ENCODING TECHNIQUE FOR FPGAs.

AUTHORS: NUSRAT JAHAN LISA, AKASH KUMAR, TORBEN BACH PEDERSEN, WOLFGANG LEHNER

AIMED CONFERENCE: INTERNATIONAL CONFERENCE ON EXTENDING DATABASE TECHNOLOGY (EDBT).

EXPECTED SUBMISSION MONTH: SEPTEMBER, 2018.

➤ DEVELOP AN EFFICIENT QUERY ACCELERATING BIT ENCODING TECHNIQUE FOR MODERN HARDWARE.

AUTHORS: NUSRAT JAHAN LISA, AKASH KUMAR, TORBEN BACH PEDERSEN, WOLFGANG LEHNER

AIMED JOURNAL: DISTRIBUTED AND PARALLEL DATABASES, AN INTERNATIONAL JOURNAL.

EXPECTED SUBMISSION MONTH: MARCH, 2019.